



AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions, and listings, of claims in the application.

Listing of Claims:

1. (Currently Amended) An image processor comprising:
a plurality of processors processing respective portions of input image data in parallel with each other and outputting respective processed portions of said image data; and ^{said} 
an address memory storing address information related to a position of each portion of said input image data within said input image data for each respective portion of image data while being processed by said plurality of processors. *controller*
- C 1
2. (Original) The image processor in accordance with claim 1, further comprising:
an image memory storing said image data output from said plurality of processors, and
read means reading said image data from said image memory on the basis of said address information stored in said address memory.
3. (Original) The image processor in accordance with claim 1, further comprising an image memory storing said image data output from said plurality of processors along ~~the~~ ^{an} sequence of addresses on the basis of ~~said~~ address information stored in said address memory. 
4. (Original) The image processor in accordance with claim 1, further comprising:
input means inputting image data subjected to processing in synchronization with a first external device, and

output means outputting said image data processed in said plurality of processors and said address information stored in said address memory in synchronization with a second external device.

5. (Original) The image processor in accordance with claim 1, wherein said plurality of processors also output arrangement information corresponding to processed said data when outputting said data.

6. (Currently Amended) An image processor comprising:
a plurality of processors performing prescribed processing on a plurality of data divided from single image data respectively;
a first memory storing arrangement information in original said single image data for said plurality of divided data; and
a controller restoring a single image from said plurality of data processed in said plurality of processors in accordance with said arrangement information.

an address
position of said plurality of divided image data
correct
parallel with each other
position (claim 1)
a second memory storing

7. (Original) The image processor in accordance with claim 6, further including a second memory storing said data processed in said plurality of processors, wherein said controller reads said data from said second memory in sequence along said arrangement information and restores said image.

an image
address

8. (Currently Amended) The image processor in accordance with claim 6, further including an image memory, wherein said controller stores processed [[said]] data in positions of said image memory corresponding to said arrangement information.

2

9. (Original) The image processor in accordance with claim 6, wherein said first memory is provided in correspondence to each of said plurality of processors.

10. (Original) The image processor in accordance with claim 9, wherein said plurality of processors also output arrangement information corresponding to processed said data when outputting said data.

11. (Currently Amended) An image processing method including steps of:
dividing input image data into a plurality of image data;
storing ~~address~~ ^{position} information indicating arrangement of said divided image data (claim 1)
relative to said input image;
performing image processing on said divided image data with a plurality of
processors;
outputting said processed data as well as said ~~address~~ information indicating
arrangement of said divided data; and
restoring a single image from said processed data in accordance with said ~~address~~
information indicating arrangement of said divided data.

12. (New) An image processor comprising:
first and second processors having:
an input image data port and an input image address port, for inputting,
respectively, image data corresponding to a portion of an image and a position of the
image data within the image; and
an output image data port and an output image address port for outputting,
respectively, processed image data corresponding to a portion of a processed image and a
position of said processed image data within the processed image; and
a data flow control, coupled to said first and second processors, for coordinating
the operation thereof.

13. (New) The image processor of claim 12, further comprising:
an output image data memory; and
an output image address memory, the output image address memory for storing a
position of the image data in the output image data memory relative to the image.